



Field Effect Transistors Circuit Analysis


HP PA8000




Fairchild Clipper
C100



Fujitsu 68903



FET Circuit Analysis



1. *MOS Small Signal Equivalent*
2. *Transconductance*
3. *Common-Source Amplifiers*
4. *Source Follower*
5. *Logic gates*

Chapter 12: Field
Effect Transistors

Small-Signal Equivalent Circuit for FETs

Output signal from an amplifier using FET can be effectively modulated by small changes of input signal current. In this way it is possible to make small changes from the Q point.

Symbols:

The total quantities: $i_D(t)$, $v_{GS}(t)$

The dc point values: I_{DQ} , V_{GSQ}

The signal $i_d(t)$, $v_{gs}(t)$

$$v_{GS}(t) = V_{GSQ} + v_{gs}(t)$$

$$i_D(t) = I_{DQ} + i_d(t)$$




Figure 12.18 Illustration of the terms in Equation 12.15.

Small-Signal Equivalent Circuit - Transconductance

Schematic




Figure 12.10 Simple NMOS amplifier circuit.

Analysis... (a little bit of math)

$$i_D = K(v_{GS} - V_{t0})^2$$

$$I_{DQ} + i_d(t) = K[V_{GSQ} + v_{gs}(t) - V_{t0}]^2$$

$$I_{DQ} + i_d(t) = K(V_{GSQ} - V_{t0})^2 + 2K(V_{GSQ} - V_{t0})v_{gs}(t) + Kv_{gs}^2(t)$$

We know that

$$I_{DQ} = K(V_{GSQ} - V_{t0})^2 *$$

Also we assume that

$$|v_{gs}(t)| \ll |(V_{GSQ} - V_{t0})|$$

Small-Signal Equivalent Circuit - Transconductance

Schematic




Figure 12.10 Simple NMOS amplifier circuit.

$$\cancel{I_{DQ} + i_d(t) = K(V_{GSQ} - V_{t0})^2 + 2K(V_{GSQ} - V_{t0})v_{gs}(t) + Kv_{gs}^2(t)}$$


We know that

$$I_{DQ} = K(V_{GSQ} - V_{t0})^2 \quad *$$

Also we assume that

$$|v_{gs}(t)| \ll |(V_{GSQ} - V_{t0})|$$

Drain current generated
by signal



$$i_d(t) = 2K(V_{GSQ} - V_{t0})v_{gs}(t)$$

Small-Signal Equivalent Circuit - Transconductance




Figure 12.10 Simple NMOS amplifier circuit.

We define the transconductance as

$$g_m = \frac{i_d(t)}{v_{gs}(t)}$$

or

$$i_d(t) = g_m v_{gs}(t)$$

so

$$g_m = 2K(V_{GSQ} - V_{t0})$$

Small-Signal Equivalent Circuit - Transconductance




Figure 12.10 Simple NMOS amplifier circuit.

$$i_D = K(v_{GS} - V_{t0})^2$$

so

$$(v_{GS} - V_{t0}) = \sqrt{\frac{I_{DQ}}{K}}$$


Thus the
transconductance

$$g_m = 2K(V_{GSQ} - V_{t0}) = 2\sqrt{KI_{DQ}}$$

Small-Signal Equivalent Circuit - Transconductance

Exercise

The transistor has $KP=50\mu A/V^2$, $V_{t0}=2V$, $L=10\mu m$, and $W=400\mu m$



$$K = \left(\frac{W}{L}\right) \frac{KP}{2} = 1mA/V^2$$


$$g_m = 2K(V_{GSQ} - V_{t0}) = 2(4 - 2) = 4mS$$

Figure 12.10 Simple NMOS amplifier circuit.

Small-Signal Equivalent Circuit

Also we assume that

$$i_g(t) = 0$$



$$g_m = 2\sqrt{KI_{DQ}}$$

$$K = \left(\frac{W}{L}\right) \frac{KP}{2}$$

Figure 12.19 Small-signal equivalent circuit for FETs.

Better performance is obtained with higher values of g_m . Please notice that g_m is proportional to the square root of the Q point drain current. Simply, we can increase g_m by choosing a higher value of I_{DQ} .

More Complex Equivalent Circuits

For more accurate analyses of FET transistor we have to add more components to an equivalent circuit.

Small capacitance: for high response FET amplifiers

Drain resistor: account for the effect of v_{DS} on the drain current




Figure 12.20 FET small-signal equivalent circuit that accounts for the dependence of i_D on v_{DS} .

Please read section: Transconductance and ... pp.591
Example 12.3

Drain Resistance Calculation





Figure 12.21 Determination of g_m and r_d . See Example 12.3.

so at $v_{GS}=4V$

$$\frac{1}{r_d} = \frac{\Delta i_D}{\Delta v_{DS}} = \frac{(10.7 - 10)mA}{(10 - 6)V} = \frac{0.7}{4} mS = 0.175 mS \quad r_d = 5.7 k\Omega$$

$$\frac{1}{r_d} = \frac{\Delta i_D}{\Delta v_{DS}}$$


Common-Source Amplifier




The dc supply voltage acts as a short circuit for the ac current.

Common-Source Amplifier

C_1, C_2 - coupling C
 C_s - bypass C
 ac signal



Schematic




Equivalent circuit

The dc supply voltage acts as a short circuit for the ac current.

Common-Source Amplifier: Gain, R_{in} and R_{out}

Equivalent circuit (once more)



$$R'_{L'} = \frac{1}{1/r_d + 1/R_D + 1/R_L}$$

Input resistance

Voltage gain

$$v_0 = - (g_m v_{gs}) R'_{L'} \quad v_{in} = v_{gs}$$

$$R_{in} = \frac{v_{in}}{i_{in}} = R_G = R_1 \parallel R_2$$

From bias point analysis

$$A_v = \frac{v_0}{v_{in}} = -g_m R'_{L'}$$

Common-Source Amplifier: Gain, R_{in} and R_{out}

To find out the R_{out} we have to: disconnect the load, replace the signal source by short circuit - Thevenin equivalent resistance




Figure 12.24 Circuit used to find R_o .

Output resistance

$$R_{out} = \frac{1}{1/R_D + 1/r_d}$$

Example 12.4

Source Follower





Figure 12.26 Source follower.

Small-Signal Equivalent Circuit -Source Follower



Notice that small signal I_{DS} goes up.
Why?

Figure 12.26 Source follower.




Figure 12.27 Small-signal ac equivalent circuit for the source follower.

Small-Signal Equivalent Circuit -Source Follower




Figure 12.27 Small-signal ac equivalent circuit for the source follower.

$$R'_L = \frac{1}{1/r_d + 1/R_S + 1/R_L}$$

Voltage gain

$$v_0 = g_m v_{gs} R'_L \quad v_{in} = v_{gs} + v_o = v_{gs} (1 + g_m R'_L)$$


$$A_v = \frac{v_0}{v_{in}} = \frac{g_m R'_L}{1 + g_m R'_L} \leq 1$$

Input resistance


$$R_{in} = \frac{v_{in}}{i_{in}} = R_G = R_1 \| R_2$$

Since the output voltage is almost equal to the input - hence the name source follower


Logic gates – COMS Inverter




(a) Physical structure



(b) Circuit diagram



(c) Equivalent circuit with
 V_{in} high



(d) Equivalent circuit with
 V_{in} low


Logic truth table

V_{in}	V_{out}
0	1
1	0


Switch level
equivalent
circuits

Figure 12.31 CMOS inverter.


Logic gates - COMS NAND gate



(a) Circuit diagram



(b) A high and B low



(c) Both A and B are high

Figure 12.32 Two-input CMOS NAND gate.

Logic truth table

A	B	V_{out}
0	0	1
0	1	1
1	0	1
1	1	0

Logic gates - COMS NOR gate





Figure 12.33 Two-input CMOS NOR gate.


Exercise

Draw switch level circuits for different inputs and derive the truth table for this gate


Logic gates - COMS NOR gate



(a) A and B both high



(b) A high and B low



(c) A and B both low

A	B	V_{out}
Low	Low	High
Low	High	Low
High	Low	Low
High	High	Low

(d) Truth table

Logic truth table

A	B	V _{out}
0	0	1
0	1	0
1	0	0
1	1	0

Figure 12.34 Answers for Exercise 12.14.