COMPUTER ORGANIZATION

INDEX

UNIT-II PPT SLIDES

Srl. No. Module as per Session planner

Lecture No.

PPT Slide No.

- 1. Register Transfer language
- 2. Register Transfer Bus and memory transfers
- 3. Arithmetic Micro-operations
- 4. Logic micro operations
- 5. Shift micro operations
- 6. Arithmetic logic shift unit
- 7. Instruction codes
- 8. Computer registers
- 9. Computer instructions
- 10. Instruction cycle
- 11. Reference Instructions
- 12. Input-output and Interrupt
- 13. STACK organization
- 14. Instruction formats
- 15. Addressing modes
- 16. DATA Transfer and manipulation
- 17. Program control
- 18. Reduced Instruction Set Computer

REGISTER TRANSFER LANGUAGE


- Combinational and sequential circuits can be used to create simple digital systems.
- These are the low-level building blocks of a digital computer.
- Simple digital systems are frequently characterized in terms of
 - the registers they contain, and
 - the operations that they perform.
- Typically,
 - What operations are performed on the data in the registers
 - What information is passed between registers

MICROOPERATIONS (1)

- The operations executed on data stored in registers are called microoperations.
- Examples of microoperations
 - Shift
 - Load
 - Clear
 - Increment
 - Count

MICROOPERATION (2)

An elementary operation performed (during one clock pulse), on the information stored in one or more registers.



R ← f(R, R)

f: shift, load, clear, increment, add, subtract, complement, and, or, xor, ...

INTERNAL HARDWAREORGANIZATION OF A DIGITAL SYSTEM

- Definition of the internal hardware organization of a computer
 - Set of registers it contains and their function
 - The sequence of microoperations performed on the binary information stored in the registers
 - Control signals that initiate the sequence of microoperations (to perform the functions)

REGISTER TRANSFER LANGUAGE

- The symbolic notation used to describe the microoperation transfers among registers is called a Register transfer language.
- Register transfer language
 - A symbolic language
 - A convenient tool for describing the internal organization of digital computers
 - Can also be used to facilitate the design process of digital systems.


Register Transfer

- Registers are designated by capital letters, sometimes followed by numbers (e.g., A, R13, IR).
- Often the names indicate function:
 - MAR memory address register
 - PC program counter
 - IR instruction register
- Information transfer from one register to another is designated in symbolic form by means of a replacement operator.

R2 ← R1

 In this case the contents of register R2 are copied (loaded) into register R1 and contents of R1 remains same.

Block diagram of a register



• Often we want the transfer to occur only under a predetermined control condition.

if (p=1) then (R2 \leftarrow R1)

where p is a control signal generated in the control section.


- In digital systems, this is often done via a *control signal*, called a *control function* If the signal is 1, the action takes place
- This is represented as:

 $P: R2 \leftarrow R1$

Which means "if P = 1, then load the contents of register R1 into register R2", i.e., if (P = 1) then (R2 \leftarrow R1)

HARDWARE IMPLEMENTATION OF CONTROLLED TRANSFERS Implementation of controlled transfer

P: R2 ← R1



- The same clock controls the circuits that generate the control function and the destination register
- Registers are assumed to use *positive-edge-triggered* flip-flops

SIMULTANEOUS OPERATIONS

 If two or more operations are to occur simultaneously, they are separated with commas

P: R3 \leftarrow R5, MAR \leftarrow IR

 Here, if the control function P = 1, load the contents of R5 into R3, and at the same time (clock), load the contents of register IR into register MAR

BASIC SYMBOLS FOR REGISTER TRANSFERS


Symbols	Description	Examples
Capital letters & numerals	Denotes a register	MAR, R2
Parentheses ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow ←	Denotes transfer of information	R2 ← R1
Colon :	Denotes termination of control function	P:
Comma ,	Separates two micro-operations	$A \leftarrow B, B \leftarrow A$


Bus and Memory Transfers

BUS AND MEMORY TRANSFERS

Bus is a path(of a group of wires) over which information is transferred, from any of several sources to any of several destinations.

From a register to bus: $BUS \leftarrow R$







4-line bus

Bus and Memory Transfers

TRANSFER FROM BUS TO A DESTINATION



Bus line with three-state buffers



BUS TRANSFER IN RTL

 Depending on whether the bus is to be mentioned explicitly or not, register transfer can be indicated as either
 R2 ← R1


or

 $BUS \leftarrow R1, R2 \leftarrow BUS$

• In the former case the bus is implicit, but in the latter, it is explicitly indicated


MEMORY (RAM)

- Memory (RAM) can be thought as a sequential circuits containing some number of registers
- These registers hold the *words* of memory
- Each of the r registers is indicated by an *address*
- These addresses range from 0 to r-1
- Each register (word) can hold n bits of data
- Assume the RAM contains r = 2k words. It needs the following
 - n data input lines
 - n data output lines
 - k address lines
 - A Read control line
 - A Write control line



MEMORY TRANSFER Bus and Memory Transfers

- Collectively, the memory is viewed at the register level as a device, M.
- Since it contains multiple locations, we must specify which address in memory we will be using
- This is done by indexing memory references
- Memory is usually accessed in computer systems by putting the desired address in a special register, the *Memory Address Register* (*MAR*, or *AR*)
- When memory is accessed, the contents of the MAR get sent to the memory unit's address lines



MEMORY READ

- To read a value from a location in memory and load it into a register, the register transfer language notation looks like this:
 R1 ← M[MAR]
- This causes the following to occur
 - The contents of the MAR get sent to the memory address lines
 - A Read (= 1) gets sent to the memory unit
 - The contents of the specified address are put on the memory's output data lines
 - These get sent over the bus to be loaded into register R1

MEMORY WRITE

• To write a value from a register to a location in memory looks like this in register transfer language:

```
M[MAR] \leftarrow R1
```

- This causes the following to occur
 - The contents of the MAR get sent to the memory address lines
 - A Write (= 1) gets sent to the memory unit
 - The values in register R1 get sent over the bus to the data input lines of the memory
 - The values get loaded into the specified address in the memory

Bus and Memory Transfers

SUMMARY OF R. TRANSFER MICROOPERATIONS

A ← B	Transfer content of reg. B into reg. A
$AR \leftarrow DR(AD)$	Transfer content of AD portion of reg. DR into reg. AR
A ← constant	Transfer a binary constant into reg. A
ABUS ← R1,	Transfer content of R1 into bus A and, at the same time,
R2 ← ABUS	transfer content of bus A into R2
AR	Address register
DR	Data register
M[R]	Memory word specified by reg. R
Μ	Equivalent to M[AR]
$DR \leftarrow M$	Memory read operation: transfers content of
	memory word specified by AR into DR
M← DR	Memory write operation: transfers content of
	DR into memory word specified by AR

ARITHMETIC MICROOPERATIONS

Computer system microoperations are of four types:

- 1. Register transfer microoperations transfer binary information from one register to another
- 2. Arithmetic microoperations perform arithmetic operations on numeric data stored in registers.
- 3. Logic microoperations perform bit manipulation operations on non numeric data stored in registers.
- 4. Shift microoperations perform shift operations on data stored in registers.


ARITHMETIC MICROOPERATIONS


- The basic arithmetic microoperations are
 - Addition
 - Subtraction
 - Increment
 - Decrement
- The additional arithmetic microoperations are
 - Add with carry
 - Subtract with borrow
 - Transfer/Load
 - etc. ...

Table: Arithmetic Micro-Operations

$R3 \leftarrow R1 + R2$ $R3 \leftarrow R1 - R2$ $R2 \leftarrow R2'$ $R2 \leftarrow R2' + 1$ $R3 \leftarrow R1 + R2' + 1$	Contents of R1 plus R2 transferred to R3 Contents of R1 minus R2 transferred to R3 Complement the contents of R2 2's complement the contents of R2 (negate) subtraction
$R1 \leftarrow R1 - 1$	Decrement

BINARY ADDER / SUBTRACTOR / INCREMENTER





S 1	S 0	Cin	Y	Output	Microoperation
0	0	0	В	D = A + B	Add
0	0	1	В	D = A + B + 1	Add with carry
0	1	0	B'	D = A + B'	Subtract with borrow
0	1	1	B'	D = A + B'+ 1	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A

LOGIC MICROOPERATIONS

- It specifies binary operations on the strings of bits stored in registers
 - Logic microoperations are bit-wise operations, i.e., they work on the individual bits of data
 - useful for bit manipulations on binary data
 - useful for making logical decisions based on the bit

value

Α	В	F ₀	\mathbf{F}_{1}	F ₂ F ₁₃ F ₁₄ F ₁₅
0	0	0	0	0 1 1 1 0 1 1 1 1 0 1 1
00	1	0	0	0 1 1 1
1	0	0	0	1 0 1 1
1	1	0	1	0 1 0 1


• There are, in principle, 16 different logic functions that can be defined over two binary input variables

LIST OF LOGIC MICROOPERATIONS • List of Logic Microoperations

- 16 different logic operations with 2 binary vars.
- n binary vars $\rightarrow 2^{2^n}$ functions
- Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations

0011	Boolean	Micro-	Name
0101	Function	Operations	Maille
0000	F0 = 0	F ← 0	Clear
0001	F1 = xy	$F \leftarrow A \land B$	AND
0010	F2 = xy'	F ← A ∧ B'	
0011	F3 = x	F ← A	Transfer A
0100	F4 = x'y	F ← A'∧ B	
0101	F5 = y	F ← B	Transfer B
0110	F6 = x ⊕ y	F ← A ⊕ B	Exclusive-OR
0111	F7 = x + y	$F \leftarrow A \lor B$	OR
1000	F8 = (x + y)'	F ← (A ∨ B)'	NOR
1001	F9 = (x ⊕ y)'	F ← (A ⊕ B)'	Exclusive-NOR
1010	F10 = y'	F ← B'	Complement B
1011	F11 = x + y'	$F \leftarrow A \lor B$	
1100	F12 = x'	F ← A '	Complement A
1101	F13 = x' + y	F ← A'∨ B	
1110	F14 = (xy)'	F ← (A ∧ B)'	NAND
1111	F15 = 1	F ← all 1's	Set to all 1's
	0101 0000 0011 0010 0011 0100 0101 0111 1000 1011 1010 1011 1100 1101 1101 1101	$0 1 0 1$ Function $0 0 0 0$ $F0 = 0$ $0 0 0 1$ $F1 = xy$ $0 0 1 0$ $F2 = xy'$ $0 0 1 1$ $F3 = x$ $0 1 0 0$ $F4 = x'y$ $0 1 0 1$ $F5 = y$ $0 1 0 1$ $F6 = x \oplus y$ $0 1 1 1$ $F7 = x + y$ $1 0 0 0$ $F8 = (x + y)'$ $1 0 0 1$ $F9 = (x \oplus y)'$ $1 0 1 0$ $F10 = y'$ $1 0 1 1$ $F11 = x + y'$ $1 1 0 1$ $F13 = x' + y$ $1 1 1 0$ $F14 = (xy)'$	$\begin{array}{c cccccc} 0 & 1 & 0 & 1 \\ \hline 0 & 1 & 0 & 1 \\ \hline 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 0 & 1 \\ \hline 0 & 1 & 0 \\ \hline 0 & 1 & 0 \\ \hline 0 & 1 & 1 \\ \hline 1 & 1 & 1 \\ \hline 0 & 1 & 1 \\ \hline 1 & 1 \\ \hline 1 & 1 & 1 \\ \hline 1 & 1 \\ $

HARDWARE IMPLEMENTATION OF LOGIC MICROOPERATIONS



Function table

S ₁	S ₀	Output	μ -operation
0	0	$F = A \wedge B$	AND
0	1	$F = A \lor B$	OR
1	0	$F = A \oplus B$	XOR
1	1	F = A'	Complement

APPLICATIONS OF LOGIC MICROOPERATIONS

- Logic microoperations can be used to manipulate individual bits or a portions of a word in a register
- Consider the data in a register A. In another register,
 B, is bit data that will be used to modify the contents of
 A
- Selective-set
 - Selective-complement
 - Selective-clear
 - Mask (Delete)
 - Clear
 - Insert

- . . .

- Compare

- $\mathsf{A} \leftarrow \mathsf{A} + \mathsf{B}$
- $\mathsf{A} \leftarrow \mathsf{A} \oplus \mathsf{B}$
- $A \leftarrow A \bullet B'$
- $\mathsf{A} \leftarrow \mathsf{A} \bullet \mathsf{B}$
- $\mathsf{A} \leftarrow \mathsf{A} \oplus \mathsf{B}$
- $\mathsf{A} \leftarrow (\mathsf{A} \bullet \mathsf{B}) + \mathsf{C}$
- $\mathsf{A} \leftarrow \mathsf{A} \oplus \mathsf{B}$

SELECTIVE SET

• In a selective set operation, the bit pattern in B is used to set certain bits in A

 If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value

SELECTIVE COMPLEMENT

 In a selective complement operation, the bit pattern in B is used to *complement* certain bits in A

 If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged

SELECTIVE CLEAR

 In a selective clear operation, the bit pattern in B is used to *clear* certain bits in A

• If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged

MASK OPERATION

 In a mask operation, the bit pattern in B is used to *clear* certain bits in A

• If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged

CLEAR OPERATION

 In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A

$$\begin{array}{cccc} 1 & 1 & 0 & 0 & A_t \\ \hline 1 & 0 & 1 & 0 & B \\ 0 & 1 & 1 & 0 & A_{t+1} & (A \leftarrow A \oplus B) \end{array}$$

INSERT OPERATION

- An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged
- This is done as
 - A mask operation to clear the desired bit positions, followed by
 - An OR operation to introduce the new bits into the desired positions

– Example


 Suppose you wanted to introduce 1010 into the low order four bits of A: 1101 1000 1011 0001 A (Original) 1101 1000 1011 1010 A (Desired)

•	1101	1000	1011	0001	А	(Original)
	1111	1111	1111	0000	Ма	sk
	1101	1000	1011	0000	А	(Intermediate)
	0000	0000	0000	1010	Ad	ded bits
	1101	1000	1011	1010	A	(Desired)

SHIFT MICROOPERATIONS

- Shift microoperations are used for serial transfer of data.
- The information transferred through the serial input determines the type of shift. There are three types of shifts
 - Logical shift
 - Circular shift
 - Arithmetic shift


• A right shift operation



• A left shift operation Serial input

LOGICAL SHIFT

- In a logical shift the serial input to the shift is a 0.
- A right logical shift operation:




0


- A left logical shift operation:
- In a Register Transfer Language, the following notation is used
 - *shl* for a logical shift left
 - *shr* for a logical shift right
 - Examples:
 - $R2 \leftarrow shr R2$
 - $R3 \leftarrow shl R3$

CIRCULAR SHIFT

- In a circular shift the serial input is the bit that is shifted out of the other end of the register.
- A right circular shift operation:




• A left circular shift operation:




- In a RTL, the following notation is used
 - *cil* for a circular shift left
 - *cir* for a circular shift right
 - Examples:
 - $R2 \leftarrow cir R2$
 - R3 *← cil* R3

ARITHMETIC SHIFT

- An arithmetic shift is meant for signed binary numbers (integer)
- An arithmetic left shift multiplies a signed number by two
- An arithmetic right shift divides a signed number by two
- The main distinction of an arithmetic shift is that it must keep the sign of the number the same as it performs the multiplication or division




• A right arithmetic shift operation:



• A left arithmetic shift operation:


ARITHMETIC SHIFT

• An left arithmetic shift operation must be checked for the overflow




- In a RTL, the following notation is used
 - *ashl* for an arithmetic shift left
 - *ashr for an arithmetic shift right*
 - Examples:
 - $R2 \leftarrow ashr R2$
 - R3 \leftarrow ashl R3

HARDWARE IMPLEMENTATION OF SHIFT MICROOPERATIONS



ARITHMETIC LOGIC SHIFT UNIT



S 3	S2	S 1	S0	Cin	Operation	Function
0	0	0	0	0	F = A	Transfer A
0	0	0	0	1	F = A + 1	Increment A
0	0	0	1	0	F = A + B	Addition
0	0	0	1	1	F = A + B + 1	Add with carry
0	0	1	0	0	F = A + B'	Subtract with borrow
0	0	1	0	1	F = A + B'+ 1	Subtraction
0	0	1	1	0	F = A - 1	Decrement A
0	0	1	1	1	F = A	TransferA
0	1	0	0	X	F = A ∧ B	AND
0	1	0	1	X	F = A ∨ B	OR
0	1	1	0	X	F = A ⊕ B	XOR
0	1	1	1	X	F = A'	Complement A
1	0	Х	Х	X	F = shr A	Shift right A into F
1	1	Χ	Χ	X	F = shl A	Shift left A into F

BASIC COMPUTER ORGANIZATION AND DESIGN • Instruction Codes


- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

Instruction Codes

- Every different processor type has its own design (different registers, buses, microoperations, machine instructions, etc)
- Modern processor is a very complex device
- It contains
 - Many registers
 - Multiple arithmetic units, for both integer and floating point calculations
 - The ability to pipeline several consecutive instructions to speed execution
 - Etc.
- However, to understand how processors work, we will start with a simplified processor model
- This is similar to what real processors were like ~25 years ago
- M. Morris Mano introduces a simple processor model he calls the *Basic Computer*
- We will use this to introduce processor organization and the relationship of the RTL model to the higher level computer processor

THE BASIC COMPUTER

- The Basic Computer has two components, a processor and memory
- The memory has 4096 words in it
 - 4096 = 2¹², so it takes 12 bits to select a word in memory
 CPU
 RAM
- Each word is 16 bits long




INSTRUCTIONS

- Program
 - A sequence of (machine) instructions
- (Machine) Instruction
 - A group of bits that tell the computer to *perform a specific* operation (a sequence of micro-operation)
- The instructions of a program, along with any needed data are stored in memory
- The CPU reads the next instruction from memory
- It is placed in an *Instruction Register* (IR)
- Control circuitry in control unit then translates the instruction into the sequence of microoperations necessary to implement it

INSTRUCTION FORMAT


- A computer instruction is often divided into two parts
 - An opcode (Operation Code) that specifies the operation for that instruction
 - An *address* that specifies the registers and/or locations in memory to use for that operation
- In the Basic Computer, since the memory contains 4096 (= 2¹²) words, we needs 12 bit to specify which memory address this instruction will use
- In the Basic Computer, bit 15 of the instruction specifies the *addressing mode* (0: direct addressing, 1: indirect addressing)
- Since the memory words, and hence the instructions, are 16 bits long, that leaves 3 bits for the instruction's opcode

Instruction Format




ADDRESSING MODES

- The address field of an instruction can represent either
 - Direct address: the address in memory of the data to use (the address of the operand), or
 - Indirect address: the address in memory of the address in memory of the data to use **Direct addressing**



Indirect addressing



- Effective Address (EA)
 - The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction


PROCESSOR REGISTERS

- A processor has many registers to hold instructions, addresses, data, etc
- The processor has a register, the *Program Counter* (PC) that holds the memory address of the next instruction to get
 - Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The Address Register (AR) is used for this
 - The AR is a 12 bit register in the Basic Computer
- When an operand is found, using either direct or indirect addressing, it is placed in the *Data Register* (DR). The processor then uses this value as data for its operation
- The Basic Computer has a single general purpose register the Accumulator (AC)

PROCESSOR REGISTERS

- The significance of a general purpose register is that it can be referred to in instructions
 - e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location
- Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)
- The Basic Computer uses a very simple model of input/output (I/O) operations
 - Input devices are considered to send 8 bits of character data to the processor
 - The processor can send 8 bits of character data to output devices
- The Input Register (INPR) holds an 8 bit character gotten from an input device
- The Output Register (OUTR) holds an 8 bit character to be send to an output device

COMPUTER REGISTERS



List of BC Registers


DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character

Registers

COMMON BUS SYSTEM


- The registers in the Basic Computer are connected using a bus
- This gives a savings in circuitry over complete connections between registers

Registers



Registers

COMMON BUS SYSTEM



COMMON BUS SYSTEM

 Three control lines, S₂, S₁, and S₀ control which register the bus selects as its input


$S_2 S_1 S_0$	Register
000	X
001	AR
0 1 0	PC
0 1 1	DR
100	AC
101	IR
1 1 0	TR
1 1 1	Memory

- Either one of the registers will have its load signal activated, or the memory will have its read signal activated
 - Will determine where the data from the bus gets loaded
- The 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

Instructions

COMPUTER INSTRUCTIONS

Basic Computer Instruction Format



BASIC COMPUTER INSTRUCTIONS

	Hex Code			
Symbol	<i>I</i> = 0 <i>I</i> = 1		Description	
AND	0xxx 8xxx		AND memory word to AC	
ADD	1xxx	9xxx	Add memory word to AC	
LDA	2xxx	Axxx	Load AC from memory	
STA	3xxx	Bxxx	Store content of AC into memory	
BUN	4xxx	Cxxx	Branch unconditionally	
BSA	5xxx	Dxxx	Branch and save return address	
ISZ	6xxx	Exxx	Increment and skip if zero	
CLA	78	00	Clear AC	
CLE	74	00	Clear E	
CMA	72	00	Complement AC	
CME	71	00	Complement E	
CIR	70	80	Circulate right AC and E	
CIL	70	40	Circulate left AC and E	
INC	7020		Increment AC	
SPA	7010		Skip next instr. if AC is positive	
SNA	7008		Skip next instr. if AC is negative	
SZA	7004		Skip next instr. if AC is zero	
SZE	70	02	Skip next instr. if E is zero	
HLT	7001		Halt computer	
INP	F800		Input character to AC	
OUT	F400		Output character from AC	
SKI	F200		Skip on input flag	
SKO	F100		Skip on output flag	
ION	F080		Interrupt on	
IOF	F040		Interrupt off	

INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

• Instruction Types

Functional Instructions

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA
- **Transfer Instructions**
 - Data transfers between the main memory
 - and the processor registers
 - LDA, STA

Control Instructions

- Program sequencing and control
- BUN, BSA, ISZ

Input/Output Instructions


- Input and output
- INP, OUT

CONTROL UNIT

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
 - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
 - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer


TIMING AND CONTROL

Control unit of Basic Computer



TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example: T_0 , T_1 , T_2 , T_3 , T_4 , T_0 , T_1 , . . . Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.




Fetch-Decode-Execute cycle (typically 3 to 5 stage)

INSTRUCTION CYCLE

- In Basic Computer, a machine instruction is executed in the following cycle:
 - 1. Fetch an instruction from memory
 - 2. Decode the instruction
 - 3. Read the effective address from memory if the instruction has an indirect address
 - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle

FETCH and DECODE



DETERMINE THE TYPE OF INSTRUCTION Start SC ← 0 1 T O $AR \leftarrow PC$ **T1** $IR \leftarrow M[AR], PC \leftarrow PC + 1$ **T2** Decode Opcode in IR(12-14), $AR \leftarrow IR(0-11), I \leftarrow IR(15)$ (Register or I/O) = 1 = 0 (Memory-reference) **D**7 (I/O) = 1= 0 (register) (indirect) = 1= 0 (direct) Т3 Т3 Т3 **T**3 $AR \leftarrow M[AR]$ Nothing Execute Execute register-reference input-output instruction instruction $SC \leftarrow 0$ $SC \leftarrow 0$ **T4** Execute memory-reference instruction SC \leftarrow 0

- D'7IT3: $AR \leftarrow M[AR]$
- D'7l'T3: Nothing
- D7I'T3: Execute a register-reference instr.
- D7IT3: Execute an input-output instr.

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in b₀ ~ b₁₁ of IR
 Execution starts with timing signal T₃

 $r = D_7 I'T_3 => Register Reference Instruction$ $B_i = IR(i)$, i=0,1,2,...,11

	r:	SC ← 0
CLA	rB₁1:	$AC \leftarrow 0$
CLE	rB₁₀:	E ← 0
CMA	rB ₉ :	$AC \leftarrow AC'$
CME	rB ₈ :	E ← E'
CIR	rB ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB_5 :	$AC \leftarrow AC + 1$
SPA	rB₄:	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB_3 :	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	rB_2 :	if (AC = 0) then (PC \leftarrow PC+1)
SZE	rB₁:	if (E = 0) then (PC \leftarrow PC+1)
HLT	rB ₀ :	$S \leftarrow 0$ (S is a start-stop flip-flop)


MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D ₀	$AC \leftarrow AC \land M[AR]$
ADD	$\mathbf{D}_{1}^{\mathbf{v}}$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	$\overline{D_3}$	$M[AR] \leftarrow AC$
BUN	D_4	PČ ← AR
BSA	D_5^{T}	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	\mathbf{D}_{6}°	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T_3 when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

MEMORY REFERENCE INSTRUCTIONS




MEMORY REFERENCE INSTRUCTIONS

BSA:

ISZ: Increment and Skip-if-Zero

LOWCHART FOR MEMORY REFERENCE INSTRUCTIO




I/O and Interrupt

INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer

• Input-Output Configuration



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to *synchronize* the timing difference between I/O device and the computer


I/O and Interrupt

PROGRAM CONTROLLED DATA TRANSFER

-- CPU --

/* Input */ /* Initially FGI = 0 */ loop: If FGI = 0 goto loop $AC \leftarrow INPR, FGI \leftarrow 0$

/* Output */ /* Initially FGO = 1 */ loop: If FGO = 0 goto loop OUTR \leftarrow AC, FGO \leftarrow 0




-- I/O Device --

loop: If FGI = 1 goto loop

INPR \leftarrow new data, FGI \leftarrow 1

loop: If FGO = 1 goto loop consume OUTR, FGO \leftarrow 1



INPUT-OUTPUT INSTRUCTIONS

$$D_7 IT_3 = p$$

IR(i) = B_i, i = 6, ..., 11

INP OUT SKI SKO	рВ ₁₀ : рВ ₉ :	SC \leftarrow 0 AC(0-7) \leftarrow INPR, FGI \leftarrow 0 OUTR \leftarrow AC(0-7), FGO \leftarrow 0 if(FGI = 1) then (PC \leftarrow PC + 1) if(EGO = 1) then (PC \leftarrow PC + 1)	Clear SC Input char. to AC Output char. from AC Skip on input flag Skip on output flag
			Skip on input flag Skip on output flag
ION IOF	pB ₇ : pB ₆ :	IEN ← 1 IEN ← 0	Interrupt enable on Interrupt enable off

PROGRAM-CONTROLLED INPUT/OUTPUT

- Program-controlled I/O
 - Continuous CPU involvement
 - I/O takes valuable CPU time
 - CPU slowed down to I/O speed
 - Simple
 - Least hardware

Input

LOOP,	SKI	DEV
	BUN	LOOP
	INP	DEV

Output

LOOP,	LDA	DATA
LOP,	SKO	DEV
	BUN	LOP
	OUT	DEV

INTERRUPT INITIATED INPUT/OUTPUT

Open communication only when some data has to be passed --> interrupt.


- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.

IEN (Interrupt-enable flip-flop)


*

- can be set and cleared by instructions
- when cleared, the computer cannot be interrupted

FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"



Register Transfer Statements for Interrupt Cycle

- R F/F \leftarrow 1 if IEN (FGI + FGO)T₀'T₁'T₂' \Leftrightarrow T₀'T₁'T₂' (IEN)(FGI + FGO): R \leftarrow 1

The fetch and decode phases of the instruction cycle must be modified → Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
 The interrupt cycle :

- RT_0 : $AR \leftarrow 0, TR \leftarrow PC$
- RT_1 : M[AR] \leftarrow TR, PC \leftarrow 0
- RT_2 : PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0