

FLIP FLOPS

Characteristics

- 2 stable states
- Memory capability
- Operation is specified by a Characteristic Table




In order to be used in the computer circuits, state of the flip flop should have input terminals and output terminals so that it can be set to a certain state, and its state can be read externally.



CLOCKED FLIP FLOPS


In a large digital system with many flip flops, operations of individual flip flops are required to be synchronized to a clock pulse. Otherwise,

the operations of the system may be unpredictable.



Clock pulse allows the flip flop to change state only when there is a clock pulse appearing at the c terminal.


We call above flip flop a Clocked RS Latch, and symbolically as



D-LATCH

D-Latch

Forbidden input values are forced not to occur by using an inverter between the inputs




Flip Flops


EDGE-TRIGGERED FLIP FLOPS

Characteristics

- State transition occurs at the rising edge or falling edge of the clock pulse




Edge-triggered Flip Flops (positive)



respond to the input only at this time


Flip Flops

J-K Flip Flop



С	J	K	Q _{next}
0	Х	Х	No change
1	0	0	No change
1	0	1	0 (reset)
1	1	0	1 (set)
1	1	1	Q' _{current}

T-Flip Flop: JK-Flip Flop whose J and K inputs are tied together to make T input. Toggles whenever there is a pulse on T input.



Q(t)	Q(t+1)	Т	Operation
0	0	0	No change
0	1	1	Complement
1	0	1	Complement
1	1	0	No change